

WHAT IS CLAIMED IS:

1    1.    A method of testing a serial transceiver chip for jitter tolerance, the transceiver including  
2    at least one transmitter and at least one receiver, the method comprising:  
3                generating a serialization clock;  
4                adding one or more known and controlled amount of jitter to the serialization clock;  
5                transmitting a known sequence of test signals using the serialization clock with the added  
6    jitter;  
7                causing a clock and data recovery mechanism in a receiver to recover the test signals; and  
8                comparing the recovered test signals with said known sequence of test signals thereby  
9                testing the ability of the clock and data recovery mechanism to tolerate the jitter that was added;  
10          wherein the steps of generating a serialization clock, adding one or more known and  
11        controlled amount of jitter to the serialization clock, transmitting a known sequence of test  
12        signals using the serialization clock with the added jitter, and causing a clock and data recovery  
13        mechanism in the receiver to recover the test signals with jitter are all performed inside the serial  
14        transceiver chip.

1    2.    The method of claim 1 wherein the known sequence of test signals is created by a PRBS  
2    (Pseudo Random Binary Sequence) generation mechanism and wherein comparing the recovered  
3    test signals is done by use of the PRBS verification mechanism.

1    3.    The method of claim 2 wherein creating the known sequence of test signals and  
2    comparing the recovered sequence of test signals is performed inside the serial transceiver chip.

1    4.     The method of claim 1 wherein the known sequence of test signals is created inside the  
2    serial transceiver chip and wherein comparing the recovered sequence of test signals is also  
3    performed inside the serial transceiver chip.

1    5.     The method of claim 1 wherein adding one or more known and controlled amount of  
2    jitter is performed by use of an interpolator and an interpolator control mechanism programmed  
3    to create the known and controlled amount of jitter.

1    6.     The method of claim 5 wherein the known sequence of test signals is created by a PRBS  
2    (Pseudo Random Binary Sequence) generation mechanism and wherein comparing the recovered  
3    test signals is done by use of the PRBS verification mechanism.

1    7.     The method of claim 6 wherein creating the known sequence of test signals and  
2    comparing the recovered sequence of test signals is performed inside the serial transceiver chip.

1    8.     The method of claim 5 wherein the known sequence of test signals is created inside the  
2    serial transceiver chip and wherein comparing the recovered sequence of test signals is also  
3    performed inside the serial transceiver chip.

1    9.     A method of testing a serial receiver for jitter tolerance, the serial receiver being fully  
2     contained on a single semiconductor substrate, the method comprising:  
3         generating a known sequence of test signals containing negligible jitter relative to a local  
4     reference clock;  
5         causing a clock and data recovery mechanism in the serial receiver to recover the test  
6     signals;  
7         adding one or more known and controlled amount of jitter into the clock recovery  
8     mechanism to force the clock recovery mechanism to compensate for the added jitter; and  
9         comparing the recovered test signals with said known sequence of test signals thereby  
10   testing the ability of the clock and data recovery mechanism to tolerate the jitter that was added;  
11         wherein the steps of causing a clock and data recovery mechanism in the receiver to  
12   recover the test signals, and adding the known and controlled amount of jitter to the clock  
13   recovery mechanism are all performed inside the serial receiver.

1    10.    The method of claim 9 wherein the known sequence of test signals is created by a PRBS  
2     (Pseudo Random Binary Sequence) generation mechanism and wherein comparing the recovered  
3     test signals is done by use of a PRBS verification mechanism.

1    11.    The method of claim 10 wherein comparing the recovered sequence of test signals is  
2     performed inside the serial receiver.

1    12.    The method of claim 9 wherein comparing the recovered sequence of test signals is  
2     performed inside the serial receiver.

1    13.    The method of claim 9 wherein adding one or more known and controlled amount of  
2    jitter is performed by use of an interpolator control mechanism programmed to create the known  
3    and controlled amount of jitter.

1    14.    The method of claim 13 wherein the known sequence of test signals is created by a PRBS  
2    (Pseudo Random Binary Sequence) generation mechanism and wherein comparing the recovered  
3    test signals is done by use of a PRBS verification mechanism.

1    15.    The method of claim 14 wherein comparing the recovered sequence of test signals is  
2    performed inside the serial receiver.

1    16.    The method of claim 13 wherein comparing the recovered sequence of test signals is  
2    performed inside the serial receiver.

1    17.    A method of testing a serial transceiver for jitter transfer, the serial transceiver including  
2    at least one transmitter and at least one receiver, the serial transceiver being fully contained on a  
3    single semiconductor substrate, the method comprising:  
4               generating a serialization clock;  
5               adding one or more known and controlled amounts of jitter to the serialization clock;  
6               transmitting a sequence of test signals using the serialization clock with the added jitter;  
7               causing a clock and data recovery mechanism in a receiver to recover a clock signal from  
8    the transmitted sequence of test signals;  
9               monitoring and measuring an amount of jitter present in the recovered clock signal; and  
10          comparing jitter present in the recovered clock with jitter added to the serialization clock  
11          thereby testing the jitter transfer characteristic of the transceiver;  
12          wherein the steps of generating a serialization clock, adding jitter to the serialization  
13          clock, transmitting a sequence of test signals, monitoring and measuring an amount of jitter in  
14          the recovered clock signal, and comparing jitter present in the recovered clock with jitter added  
15          to the serialization clock are all performed inside the serial transceiver.

1    18.    The method of claim 17 wherein adding one or more known and controlled amounts of  
2    jitter is performed by use of an interpolator and an interpolator control mechanism programmed  
3    to create the known and controlled amounts of jitter.

1    19.    The method of claim 17 wherein monitoring and measuring the amount of jitter present in  
2    the recovered clock signal is performed by use of an up/down counter that is responsive to  
3    direction and step control signals for an interpolator used for clock recovery, and wherein  
4    comparing the jitter present in the recovered clock signal is performed by use of a programmable

5      comparator set to issue a warning if a maximum count achieved by an up/down counter exceeds  
6      the maximum allowed to pass the transfer test.

1      20.     The method of claim 17 wherein:

2               adding one or more known and controlled amounts of jitter is performed by use of an  
3      interpolator and an interpolator control mechanism programmed to create the known and  
4      controlled amounts of jitter;

5               monitoring and measuring the amount of jitter present in the recovered clock signal is  
6      performed by use of an up/down counter that is responsive to direction and step control signals  
7      for the interpolator used for clock recovery;

8               comparing jitter present in the recovered clock with jitter added to the serialization clock  
9      is performed by use of a programmable comparator that is set to issue a warning if a maximum  
10     count achieved by an up/down counter exceeds a maximum allowed to pass a transfer test.

1      21.     The method of claim 20 wherein the sequence of test signals are generated on the single  
2      semiconductor substrate that also contains the transceiver.

1      22.     The method of claim 17 wherein the sequence of test signals are generated on the single  
2      semiconductor substrate that also contains the transceiver.

1       23.   A method of testing a serial receiver for jitter transfer, the serial receiver being fully  
2    contained on a single semiconductor substrate, the method comprising:  
3           generating a sequence of test signals containing negligible jitter relative to a local  
4    reference clock;  
5           causing a clock recovery mechanism in the serial receiver to recover a clock signal from  
6    the sequence of test signals, the clock recovery mechanism contained on the single  
7    semiconductor substrate;  
8           adding one or more known and controlled amounts of jitter into the clock recovery  
9    mechanism to force the clock recovery mechanism to compensate for added jitter;  
10          monitoring and measuring an amount of activity in the clock recovery mechanism; and  
11          comparing the amount of activity in the clock recovery mechanism with an expected  
12    amount of activity that is based on the jitter added thereby testing a jitter transfer characteristic of  
13    the receiver;  
14          wherein the steps of adding one or more known and controlled amounts of jitter into the  
15    clock recovery mechanism, monitoring and measuring an amount of activity in the clock  
16    recovery mechanism, and comparing the amount of activity in the clock recovery mechanism  
17    with an expected amount of activity are all performed inside the serial receiver.

1       24.   The method of claim 23 wherein adding one or more known and controlled amounts of  
2    jitter is performed by use of an interpolator control mechanism that is programmed to create the  
3    known and controlled amounts of jitter.

1       25.   The method of claim 24 wherein monitoring and measuring the amount of activity in the  
2    clock recovery mechanism is performed by use of an up/down counter that is responsive to

3 direction and step control signals for an interpolator used for clock recovery, and wherein  
4 comparing the amount of activity in the clock recovery mechanism with the expected amount of  
5 activity is performed by use of a programmable comparator set to issue a warning if a maximum  
6 count achieved by an up/down counter exceeds the maximum allowed to pass the transfer test.

1 26. The method of claim 23 wherein monitoring and measuring the amount of activity in the  
2 clock recovery mechanism is performed by use of an up/down counter that is responsive to  
3 direction and step control signals for an interpolator used for clock recovery, and wherein  
4 comparing the amount of activity in the clock recovery mechanism with the expected amount of  
5 activity is performed by use of a programmable comparator set to issue a warning if a maximum  
6 count achieved by an up/down counter exceeds the maximum allowed to pass the transfer test.

1 27. The method of claim 26 wherein the sequence of test signals are generated on the single  
2 semiconductor substrate that also contains the receiver.

1 28. The method of claim 23 wherein the sequence of test signals are generated on the single  
2 semiconductor substrate that also contains the receiver.

1    29.    A method of testing a FIFO (First In First Out) circuit on a single semiconductor  
2    substrate, the method comprising:  
3           generating an on-chip clock at the same frequency as a reference clock;  
4           incrementally adding a known and controlled amount of phase shifts to the on-chip clock  
5    signal;  
6           using the reference clock and the phase-shifted on-chip clock to drive the FIFO circuit;  
7    and  
8           measuring an amount of phase-shift that can be added to the on-chip clock signal before  
9    the FIFO experiences overflow and/or underflow errors;  
10          wherein the steps of generating an on-chip clock, incrementally adding a known and  
11   controlled amount of phase shifts, using the reference clock and the phase-shifted on-chip clock  
12   to drive the FIFO circuit, and measuring an amount of phase-shift are all performed on the single  
13   semiconductor substrate.

1    30.    The method of claim 29 and further comprising:  
2           providing a PRBS pattern to be used as input data for the FIFO; and  
3           checking output data from the FIFO with a PRBS verifier, the PRBS verifier being  
4    disposed on the single semiconductor substrate.

1    31.    The method of claim 30 wherein the PRBS pattern is provided by an on-chip PRBS  
2   generator clocked by the reference clock signal.

1    32.    The method of claim 29 wherein incrementally adding a known and controlled amount of  
2   phase shifts is performed by use of an interpolator and an interpolator control mechanism  
3   programmed to create desired phase shifts.

1    33.    The method of claim 32 and further comprising:  
2                providing a PRBS pattern to be used as input data for the FIFO; and  
3                checking output data from the FIFO with a PRBS verifier, the PRBS verifier being  
4                disposed on the single semiconductor substrate.

1    34.    The method of claim 33 wherein the PRBS pattern is provided by an on-chip PRBS  
2                generator clocked by the reference clock signal.

1    35.    A built-in self-test (BIST) apparatus for jitter tolerance for use on a serial transceiver, the  
2    serial transceiver including one or more transmitters and one or more receivers disposed on a  
3    single semiconductor substrate, the BIST apparatus comprising:  
4                a serialization clock generator for generating a serialization clock;  
5                a mechanism for adding one or more known and controlled amounts of jitter to the  
6    serialization clock;  
7                a transmitter that uses the serialization clock with added jitter to transmit a known  
8    sequence of test signals;  
9                a clock and data recovery mechanism in a receiver to recover the test signals; and  
10          a bit stream verification mechanism used to verify that the recovered test signals match  
11    the known sequence of test signals thereby determining whether the clock and data recovery  
12    mechanism can tolerate the jitter that was added;  
13          wherein the serialization clock generator, the mechanism for adding jitter, the  
14    transmitter, and the clock and data recovery mechanism are also disposed on the single  
15    semiconductor substrate.

1    36.    A built-in self-test (BIST) apparatus for jitter tolerance for use on a serial transceiver, the  
2    serial transceiver including one or more transmitters and one or more receivers disposed on a  
3    single semiconductor substrate, the BIST apparatus comprising:  
4                means for generating a serialization clock, the means for generating being disposed on  
5    the single semiconductor substrate;  
6                means for adding one or more known and controlled amounts of jitter to the serialization  
7    clock, the means for adding being disposed on the single semiconductor substrate;  
8                means for using the serialization clock with added jitter to transmit a known sequence of

9 test signals, the means for using being disposed on the single semiconductor substrate;  
10 means for recovering the test signals, the means for recovering being disposed on the  
11 single semiconductor substrate; and  
12 means for verifying that the recovered test signals match the known sequence of test  
13 signals, the means for verifying being disposed on the single semiconductor substrate.

1 37. A built-in self-test (BIST) apparatus for jitter tolerance for use on a serial receiver, the  
2 serial receiver being disposed on a single semiconductor substrate, the BIST apparatus  
3 comprising:

4 a sequential test signal generator to apply a known sequence of test signals that contain  
5 negligible jitter relative to a local reference clock to the receiver;

6 a clock and data recovery mechanism in the receiver to recover the test signals, the clock  
7 and data recovery mechanism being disposed on the single semiconductor substrate;

8 a mechanism to add one or more known and controlled amount of jitter into the clock  
9 recovery mechanism which cause the clock recovery mechanism to compensate for the added  
10 jitter, the mechanism to add jitter being disposed on the single semiconductor substrate; and

11 a bit stream verification mechanism used to verify that the recovered test signals match  
12 the known test signals thereby confirming that the clock and data recovery mechanism can  
13 tolerate the jitter that was added.

1 38. A built-in self-test (BIST) apparatus for jitter tolerance for use on a serial receiver, the  
2 serial receiver being disposed on a single semiconductor substrate, the BIST apparatus  
3 comprising:

4 means for applying a known sequence of test signals that contain negligible jitter relative

5 to a local reference clock to the receiver;

6 means for recovering the clock and data contained in the test signals, the means for

7 recovering being disposed on the single semiconductor substrate;

8 means for adding one or more known and controlled amount of jitter into the clock

9 recovery mechanism which cause the clock recovery mechanism to compensate for the added

10 jitter, the means for adding being disposed on the single semiconductor substrate; and

11 means for verifying that the recovered test signals match the known test signals thereby

12 confirming that the clock and data recovery mechanism can tolerate the jitter that was added.

1 39. A built-in self-test (BIST) apparatus for jitter transfer for use on a serial transceiver, the

2 serial transceiver including at least one transmitter and at least one receiver disposed on a

3 semiconductor substrate, the BIST apparatus comprising:

4 a serialization clock generator to generate a serialization clock, the serialization clock

5 generator being disposed on the semiconductor substrate;

6 a mechanism for adding one or more known and controlled amount of jitter to the

7 serialization clock, the mechanism for adding being disposed on the semiconductor substrate;

8 a transmitter that uses the serialization clock with the added jitter to transmit a sequence

9 of test signals, the transmitter being disposed on the semiconductor substrate;

10 a clock and data recovery mechanism in a receiver to recover the test signals, the clock

11 and data recovery mechanism being disposed on the semiconductor substrate;

12 a mechanism to monitor and measure the amount of jitter present in the recovered clock

13 signal, the mechanism to monitor and measure being disposed on a semiconductor substrate; and

14 a mechanism to compare the jitter present in the recovered clock with the jitter added to

15 the serialization clock thereby testing the jitter transfer characteristic of the transceiver, the  
16 mechanism to compare being disposed on the semiconductor substrate.

1 40. A built-in self-test (BIST) apparatus for jitter transfer for use on a serial receiver, the  
2 serial receiver being fully contained on a single semiconductor substrate, the BIST apparatus  
3 comprising:

4 a signal generator to apply a sequence of test signals that contain negligible jitter relative  
5 to a local reference clock to the receiver;

6 a clock and data recovery mechanism in the receiver to recover the test signals, the clock  
7 and data recovery mechanism is disposed on the single semiconductor substrate;

8 a mechanism to add one or more known and controlled amounts of jitter into the clock  
9 recovery mechanism which cause the clock recovery mechanism to compensate for the added  
10 jitter, the mechanism to add jitter being disposed on the single semiconductor substrate;

11 a mechanism to monitor and measure the amount of activity in the clock recovery  
12 mechanism, the mechanism to monitor and measure being disposed on the single semiconductor  
13 substrate; and

14 a mechanism to compare the amount of activity in the clock recovery mechanism with the  
15 amount expected based on the jitter added thereby testing the jitter transfer characteristic of the  
16 receiver, the mechanism to compare being disposed on the single semiconductor substrate.

1    41.    A built-in self-test (BIST) apparatus for jitter transfer for use on a serial receiver, the  
2    serial receiver being fully contained on a single semiconductor substrate, the BIST apparatus  
3    comprising:

4                means for applying a sequence of test signals that contain negligible jitter relative to a  
5    local reference clock to the receiver;

6                means for recovering clock and data contained in the test signals, the means for  
7    recovering being disposed on the single semiconductor substrate;

8                means for adding one or more known and controlled amounts of jitter into the clock  
9    recovery mechanism which cause the clock recovery mechanism to compensate for the added  
10   jitter, the means for adding jitter being disposed on the single semiconductor substrate;

11                means for monitoring and measuring the amount of activity in the clock recovery  
12   mechanism, the means for monitoring and measuring being disposed on the single  
13   semiconductor substrate; and

14                means for comparing the amount of activity in the clock recovery mechanism with the  
15   amount expected based on the jitter added thereby testing the jitter transfer characteristic of the  
16   receiver, the mechanism to compare being disposed on the single semiconductor substrate.

1    42.    A built-in self-test (BIST) apparatus for a FIFO (First In First Out) circuit on a  
2    semiconductor substrate, the BIST apparatus comprising:

3                an on-chip clock generator capable of creating an on-chip clock signal with frequency  
4    that match the frequency of a reference clock;

5                a mechanism for adding known and controlled amount of phase shifts to the on-chip  
6    clock signal;

7                a FIFO circuit that has the reference clock and the phase shifting on-chip clock as inputs;

8 and

9 a mechanism that detects when the FIFO experiences overflow and/or underflow errors;  
10 wherein the on-chip clock generator, the mechanism for adding known and controlled  
11 amount of phase shifts to the on-chip clock signal, the FIFO, and the mechanism that detects  
12 when the FIFO experiences overflow and/or underflow errors exist on the same semiconductor  
13 substrate.

1 43. An apparatus for inserting known and controlled amount of jitter onto a switching signal,  
2 the apparatus comprising:  
3 an interpolator for inserting the jitter; and  
4 an interpolator control mechanism programmed to create the desired jitter.